



ASML

**PRODUCTION OF ULTRA-FLAT
SEMICONDUCTOR WAFER SUBSTRATES
USING ADVANCED OPTICAL
LENS POLISHING TECHNOLOGY**

IQBAL (IZZY) BANSAL

ASML HOLDING (NV)

iqbalbansal@asml.com

JANUARY 10, 2009

Outline

- **Abstract**
- **Objectives**
- **Metrics of Interest**
- **Distinction Between PV
& TTV Values**

Outline

- **Flatness measurement data**
 - **TTV, Bow & Shape Maps**
 - **Cross-Section Analysis**
 - **Conclusions**
 - **Key Benefits**
- **Customer Collaboration**



ABSTRACT

Semiconductor materials are used in a wide variety of devices such as field effect transistors (MosFets, Fets), integrated circuits (ICs, MMICs, ASICs), focal plane arrays, infra-red detectors, and other novel devices. Silicon is common for many device applications. Achieving flatness of silicon wafer substrates is becoming increasingly important in the sub-45 nanometer gate length regime. The semiconductor Fabs have little or no capabilities to polish wafers below total thickness variation (TTV) value of 1.0 micron. However, ASML-Optics has extensive experience in producing ultra-flat optical lens surfaces which is directly applicable to polishing of ultra-flat wafers. This technical paper will describe existing in-house capabilities of chemi-mechanical polishing (CMP) operation at ASML-Optics and demonstrate its ability to produce ultra-flat wafers. Detailed thickness as well as flatness uniformity data is presented for CMP processing of 200-mm diameter silicon wafer substrates. Our advanced lens polishing technology employs patented CMP operation to produce ultra-flat surfaces. The ultra-clean polishing slurries are utilized in order to provide extremely flat surfaces with very low levels of trace metals. Our advanced CMP process can be tailored to provide ultra-flat wafers needed for advanced silicon-on-silicon and silicon-on-insulator thermal bonding technology which is employed for fabrication of MEMS devices. This unique CMP technology can also be effectively adapted for compound semiconductors, most commonly used are gallium arsenide, silicon carbide, indium phosphide, cadmium sulfide and cadmium telluride. The computer controlled polishing tool can be useful in producing ultra-flat thickness calibration standards needed for metrology systems. Our state-of-art metrology tools have a capability to generate a detailed pixel-by-pixel map of peak-to-valley (PV) flatness values and LPD's counts up to 300-mm diameter wafer substrates.



OBJECTIVES

- **Introduce ASML proprietary optical lens polishing process**
- **To present technical data for production of 200-mm semiconductor wafers with total thickness variation (TTV) less than 0.5 micron.**


METRICS OF INTEREST

- **Peak-to-valley (PV)**
- **Total thickness variation, TTV (GBIR),**
- **Bow-3pt,**
- **Warp-bf**

***GBIR = Global back ideal reference**

MEASUREMENT THEORY (TTV MEASUREMENTS)

- Thickness measurements - the distance through the wafer between corresponding points on the front and back surfaces
- Total Thickness Variation (TTV) - the difference between the maximum and minimum values of the thickness of the wafer.



TTV VS. PV

- Total thickness variation (TTV): TTV is based on front and back measurements of a wafer and is dependent upon thickness of the wafer.
- Peak-to-valley (PV): PV is only front based and it is independent of wafer thickness.



POST-CMP DATA (16,000 POINTS & 5-MM EDGE EXCLUSION)

Edge ring on slots 1 and 3, but not on 4

Wafer Slot


Thickness

1

2


3

4



Shape

Bow (bf)	1.28 microns	Bow (bf)	-1.18 microns	Bow (bf)	-2.08 microns	Bow (bf)	1.24 microns
Warp (bf)	3.54 microns	Warp (bf)	10.61 microns	Warp (bf)	8.63 microns	Warp (bf)	9.35 microns
Min Warp (bf)	-2.24 microns	Min Warp (bf)	-8.24 microns	Min Warp (bf)	-3.41 microns	Min Warp (bf)	-7.17 microns
Max Warp (bf)	1.30 microns	Max Warp (bf)	2.37 microns	Max Warp (bf)	5.22 microns	Max Warp (bf)	2.18 microns




POST-CMP DATA

(32,000 POINTS & 5-MM EDGE EXCLUSION)


Increased spatial resolution of 9900 provides more clarity of edge ring

Wafer Slot


Thickness




Shape




CROSS-SECTION ANALYSIS



CROSS-SECTION ANALYSIS (Cont.)



CROSS-SECTION ANALYSIS (Cont.)



CONCLUSIONS

- **TTV, Bow, and Warp metrics were analyzed using two different mapping systems.**
- **Slot # 2 wafer TTV contribution was mostly affected by having a faster edge removal criterion.**
- **Slot # 4 wafer had the best TTV.**
- **TTV contribution in slot # 4 was mostly caused by wafer thickness tilt.**

CONCLUSIONS

- **Thickness map cross-section analysis show that slot # 4 has a thickness tilt that has the most effect on TTV.**
- **Slot # 4 TTV was measured at about 0.4 micron when wedge profile was eliminated.**

KEY BENEFITS

- Precision polishing process
- Extremely suited for optical substrates
- Adaptable for custom semiconductor bare silicon and process substrates
- Capability of providing surface accuracies of $1/20$ - $[\lambda]$ P-V and, with more care, can achieve $1/50$ - $[\lambda]$ P-V or better surfaces.

CUSTOMER COLLABORATION

ASML is interested in collaboration with an external IC customer and semiconductor fab in this proprietary optical lens polishing technology for providing ultra-flat silicon wafers.

Thank You

- **IQBAL (IZZY) BANSAL**
- **ASML HOLDING (NV)**
- **iqbalbansal@asml.com**